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(57) ABSTRACT 
A hybrid detector or imager includes two substrates fabri- 
cated under incompatible processes. An array of detectors, 
such as charged-coupled devices, are formed on the first 
substrate using a CCD fabrication process, such as a buried 
channel or peristaltic process. One or more charge- 
converting amplifiers are formed on a second substrate using 
a CMOS fabrication process. The two substrates are then 
bonded together to form a hybrid detector. 
28 Claims, 4 Drawing Sheets 
https://ntrs.nasa.gov/search.jsp?R=20080004649 2019-08-30T02:43:14+00:00Z
U S .  Patent Oct. 16,2001 Sheet 1 of 4 US 6,303,923 B1 
102 
FIG. 7 
r I 3 O  FABRICATE DETECTOR ARRAY USING CCD PROCESS 
1 
FABRICATE CMOS 
AMPLIFIER, CONTROL & 
PROCESSING CIRCUITRY 
132 
I PLACE BONDING MATERIAL t- 134 
I I ON PADS 
1 
POSITION CMOS SUBSTRATE 
ON CCD SUBSTRATE 
r 138 BOND SUBSTRATES TO FORM IMAGING CHIP 
FIG. 3 
U S .  Patent Oct. 16,2001 Sheet 2 of 4 US 6,303,923 B1 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I IOB+ IlOC; I l O D y  6 100 
1 -- 110A - -1- - I 
I. 
1 0 2 1  
I 
I 
I 
I 
-1151 - 115J - 115K - I 
I 
I 
- 115D - 115C - - 115B 115A 
- 1 - - 104 
- 115H - 115E - 115F - 115G 
a - 1 - A - 
115L 
1 1 - 1 - 
SERIAL OUTPUT REGISTER 
-------- 1 
i?+124EF, CONTROL 
122 
116 124F 
DOUBLE CMOS 
SAMPLING AMPLIFIER 
- 
1 
1 1 4 1  I 
FIG. 2 
U S  Patent Oct. 16,2001 Sheet 3 of 4 US 6,303,923 B1 
7 7 -1  
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 172A 
- 
- - - - 
155 
156 
- - - 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
- 
1- -- --   -- 
I I I I 
I 
I 
164C 164D 1 
AVG AVG AVG AVG I 
L 1 6 0 A  I 160B I 160C I 160D I 
I 
- AMP AMP AMP AMP 
W 1 
2x 2x 2x 2x 
I L 1 6 4 A  I I 164B 
TIMING & 
CONTROL CMOS MULTIPLEXER 
170  16ZJ I I L - - - - - -  
TABLE 
L - - - - - - -  I FIG. 4 
- - - - 
-SENSE - SENSE - SENSE - SENSE 
U S .  Patent Oct. 16,2001 Sheet 4 of 4 
READ UNIFORM IMAGE 
'I 
US 6,303,923 B1 
- 180 
I VALUE I 
1 
I CALCULATE VARIANCE FOR t- 
NORMALIZE VARIANCES 
- 186 
i-'"8 STORE NORMALIZED VARIANCES 
rgO APPLY NORMALIZED VARIANCE DURING NORMAL OPERATI ON 
FIG. 5 
US 6,303,923 B3 
2 
spectral response, and very low noise levels, as well as the 
low power consumption and ease of component integration 
associated with CMOS devices. 
Because the CCD and CMOS portions of an imaging 
5 device are manufactured in separate processes using sepa- 
rate substrates, the CCD and CMOS portions can be tuned 
separately for optimum noise performance. Moreover, fab- 
ricating the CCD and CMOS components from separate 
substrates allows the use of backside thinning and illumi- 
10 nation techniques, as well as backside passivation tech- 
niques such as delta doping. 
In some aspects, the invention features techniques for 
fabricating a radiation detector, such as an imaging device. 
An array of detectors, such as charged-coupled devices, are 
formed on a first substrate using a CCD fabrication process, 
such as a buried channel or peristaltic process. One or more 
charge-converting amplifiers are formed on a second 
substrate, typically using a CMOS fabrication process. The 
two substrates are then bonded together to form a hybrid 
Other embodiments and advantages will become apparent 
2o detector. 
from the following description and from the claims. 
DESCRIPTION OF THE DRAWINGS 
2s 
FIG. 1 is a perspective view of a hybrid radiation imaging 
chip that includes both CCD and CMOS components. 
FIG. 2 is a schematic diagram of a hybrid radiation 
imaging chip that includes both CCD and CMOS compo- 
FIG. 3 is a flow chart of a process for fabricating a hybrid 
radiation imaging chip using both CCD and CMOS pro- 
cesses. 
FIG. 4 is a schematic diagram of another hybrid radiation 
imaging chip that includes both CCD and CMOS compo- 
nents. 
FIG. 5 is a flow chart of a process for calibrating a hybrid 
imaging chip. 
30 nents. 
3s . 
DETAILED DESCRIPTION 40 
FIG. 1 shows a perspective view of a hybrid CCD-CMOS 
imaging chip 100. The imaging chip includes a substrate 102 
that has a CCD array 104 formed on one surface by a 
4s conventional CCD fabrication process, such as a buried 
channel or peristaltic process. A conventional CCD device 
includes a buried-channel amplifier in the CCD substrate 
that converts charge collected in the CCD array into voltage- 
mode signals. The CCD portion of the hybrid chip 100 does 
A CMOS-based gain stage is formed on another substrate 
106 by a conventional CMOS fabrication process. This gain 
stage replaces the buried-channel amplifier normally formed 
on a CCD chip. As described below, the two substrates 102, 
5s 106 are bonded together after the CCD and CMOS circuits 
are formed. This eliminates any need to integrate the CCD 
and CMOS fabrication processes together. In many 
implementations, signal processing electronics can be 
formed on the CMOS substrate 106 to provide full imaging 
FIG. 2 shows a block diagram of the hybrid imaging chip 
100. The CCD substrate 102 includes individual detector 
elements 115A-L, or “pixels,” arranged as a CCD array 104. 
As in a conventional CCD imaging device, the array 104 
65 includes one or more lines 11OA-D (rows or columns) of 
CCDs coupled to a high-speed serial register 112. Upon 
exposure to electromagnetic radiation, the pixels 115A-L 
so not include such an amplifier. 
60 capability on the hybrid chip 100. 
1 
FABRICATING A HYBRID IMAGING 
SENSE NODES 
DEVICE HAVING NON-DESTRUCTIVE 
CROSS-REFERENCE TO RELATED 
APPLI CAT1 ON 
This application claims the benefit of U.S. Provisional 
Application No. 601112,880, filed on Dec. 18, 1998. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
TECHNOLOGICAL FIELD 
This application relates to fabricating a device for use in 
detecting or imaging electromagnetic radiation, such as 
photons of light. 
BACKGROUND 
Many scientific endeavors, especially space exploration 
and astronomical measurement applications, require highly 
sensitive electromagnetic radiation detectors, such as photon 
detectors. Charge-coupled detectors (CCDs) provide high 
quantum efficiency, broad spectral response, low readout 
noise, and high resolution. Therefore, CCD devices have 
been used extensively in scientific applications. 
To be effective for most scientific applications, CCD 
devices must exhibit nearly perfect charge-transfer effi- 
ciency. Therefore, CCD devices are fabricated using spe- 
cialized processes, such as the buried channel and peristaltic 
fabrication processes, which leave little, if any, imperfec- 
tions in the semiconductor materials from which the CCD 
devices are formed. The CCD devices produced by these 
processes are generally characterized by high power con- 
sumption. 
Other imaging devices, such as charge injection devices 
(CIDs) and active pixel sensors (APSs),  are formed using 
conventional complementary metal-oxide semiconductor 
(CMOS) processes. CMOS devices typically exhibit much 
lower power consumption than CCD devices. Moreover, 
CMOS fabrication processes allow other imaging 
components, such as signal-processing circuitry, to be 
formed on the detector chip. As a result, CMOS imagers are 
preferred over CCDs in some scientific applications. The use 
of CMOS imagers has been limited, however, by character- 
istically low quantum efficiencies and high levels of fixed 
pattern noise in captured images. 
In general, the fabrication processes used to produce CCD 
and CMOS imagers are incompatible. Conventional CMOS 
fabrication processes occur, at least in part, at temperatures 
that produce imperfections in the underlying semiconductor 
materials. While generally acceptable in CMOS devices, 
these imperfections typically reduce the efficiency of CCD 
devices to unacceptable levels. 
SUMMARY 
The techniques described here combine benefits of CCD 
and CMOS devices without integrating CCD and CMOS 
fabrication process technologies. The resulting detectors and 
imagers exhibit the performance benefits of CCD devices, 
including high quantum efficiency, high fill factor, broad 
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collect charge in capacitively coupled potential wells formed sense nodes 152A-D are typically formed on the CCD 
in a semiconductor layer, such as an epitaxial silicon layer. substrate 155 and operate as described below. 
Optically transparent control gates formed on the image area The imaging chip 150 includes CMOS charge-mode 
hold the collected charge in the potential wells. The pixels amplifiers 158A-D formed on the CMOS substrate 165. 
115A-L transfer the collected charge along the lines 5 Each is coupled to one of the non-destructive sense nodes 
11OA-D to the high-speed serial register 112 in response to 1 5 2 ~ ~ ~ .  Each of the amplifiers 158A-D also is coupled to 
a series of pulses applied to the control gates. a corresponding averaging circuit 160A-D. In many 
The high-speed serial register 112 on the CCD substrate implementations, a double-sampling circuit 164A-D is 
102 is coupled to a CMOS charge-mode amplifier 114 formed between each pair of amplifiers 158A-D and aver- 
formed on the CMOS substrate 106. In one implementation, 10 aging circuits 160A-D. 
the charge-mode amplifier 114 is an operational amplifier A high-speed CMOS multiplexer 162 receives voltage- 
configured as a charge integrator. This amplifier 114 can mode signals from the averaging circuits 16OA-D and 
lower the noise during charge collection. Because the delivers a single signal to an analog-to-digital converter 
CMOS charge-mode amplifier 114 is not formed on the (ADC) 166. The ADC 166 digitizes the signal and delivers 
substrate 102 on which the imaging array 104 is formed, the it to a digital signal processor (DSP) 168. A look-up table 
amplifier 114 is not subject to size constraints. As a result, 174 is stored in a storage device, such as a writable read-only 
the amplifier 114 can include components that are sized to memory (ROM) device, for use by the DSP 168, as 
yield optimum lif and thermal noise performance. Thus, the described below. 
amplifier 114 can outperform amplifiers found in conven- A timing and control circuit 170 on the CMOS substrate 
tied CMOS imaging devices, such as CID and APs 2o 165 delivers control signals to the CCD array 156, the 
devices. Because the amplifier 114 is a CMOS device, it also non-destructive nodes 1 5 2 ~ ~ 1 3 ,  the averaging circuits 
Consumes very little Power, typically an order of magnitude 160A-D, and the CMOS multiplexer 162. Optional bonding 
less than conventional CCD amplifiers. pads 172A-J are formed on the CCD and CMOS substrates 
In some implementations, the CMOS substrate 106 also 155,165 to allow mechanical and electrical interconnection 
includes CMOS signal processing circuitry, such as a 25 between the 
double-sampling circuit 116, an analog-to-digital converter The non-destructive sense nodes 152A-D, the CMOS 
( m c )  1% and a digital signal Processor (Dsp) 120. amplifiers 158A-D, and the averaging circuits 160A-D 
components Provide noise reduction and image Processing together provide parallel channels for converting the charge 
capability on the hybrid imaging chip 100. The CMOS 3o collected in each of the lines 154A-D of the CCD array 156. 
in the array 104 to the high-speed serial register 112. In a applications, F~~ a typical application might 
COnventional CCD imaging device, the timing and control require transferring data from a 128x128 array to the signal 
circuitry is often formed on a separate chip. 35 processing circuitry at an effective rate of 10 frames per 
In some implementations, the CCD and CMOS compo- second, or 1.28 kHz per line. A typical CCD array, however, 
nents are coupled by electrically conductive pads 124A-F can support a much higher line transfer rate, e.g., 128 kHz. 
formed on the CCD substrate 102 and the CMOS substrate Therefore, the CCD array 156 in this example can support 
106. These pads 124A-F are aligned to allow mechanical 100 samples from each detector in the array 156 between 
and electrical interconnection of the substrates 102, 106. A 4o each transfer to the digital signal processor 168. 
conventional flip-chip technique using an infrared (IR) Since the sense nodes 152A-D are non-destructive, the 
microscope and alignment marks on the CCD and CMOS charge in those nodes can be repeatedly measured. The 
substrates can be used to align the substrates. averaging circuits 160A-D connected to the CMOS ampli- 
FIG. 3 illustrates an overview of a technique for fabri- fiers 158A-D average or accumulate the samples measured 
cating the hybrid imaging chip 100. The imaging array is 45 during successive sampling periods of, for example, 100 
formed on one substrate using a conventional CCD fabri- samples. At the end of each sampling period, the averaging 
cation process, such as the buried channel and peristaltic circuits 160A-D deliver the stored charge to the high-speed 
CCD fabrication processes (step 130). Likewise, the charge- multiplexer 162. 
mode amplifier, the signal processing circuitry, and the This type of parallel charge measurement reduces readout 
timing and control circuitry are formed on another substrate noise by a factor approximately equivalent to the square root 
using a conventional CMOS fabrication process (step 132). of the number of samples taken for each pixel. For a 
Bonding pads are formed on each substrate during these 128x128 array operating at a transfer rate of 10 frames per 
fabrication processes. The fabrication processes are opti- second, readout noise is reduced from approximately 4 
mized individually to produce circuits capable of the highest electrons rms to approximately 0.4 electrons rms. 
performance quality. FIG. 5 illustrates a technique for use in calibrating the 
Once the substrates have been fabricated, a bonding parallel hybrid imaging chip 150 of FIG. 4 to improve image 
material is placed on the bonding pads (step 134), and the quality. In general, this technique allows for correction of 
CMOS substrate is positioned on the CCD substrate (step column-to-column offset and gain variations that often result 
136). The two substrates are then bonded together using any from minor differences in CMOS amplifier geometries. This 
of a variety of techniques (step 138). Examples of such 60 technique is carried out in the digital signal processor 168 
techniques include conventional bump-bonding techniques. (FIG. 4) or in other processing circuitry, such as a program- 
FIG. 4 shows another structure for a hybrid CCD-CMOS mable processor, in the imaging chip or another chip. 
imaging chip 150. This imaging chip 150 includes a non- The signal processing circuitry first reads all or a portion 
destructive sense node 152A-D, implemented in this of a uniform image, such as a dark current generated by 
example as a floating polysilicon gate, for each line 154A-D 65 pixels in an optically opaque portion of the imaging field 
in the CCD array 156. These sense nodes 152A-D replace (step 180). The DSP or other processing circuitry calculates 
the usual high-speed serial register. The non-destructive an average image value in the uniform image (step 182). For 
substrate 106 also includes timing and control circuitry 122 
that controls the transfer of charge from the pixels 115A-L 
In general, the CCD array 156 is capable of transferring 
charge at a rate much higher than that required in scientific 
5s 
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each line in the array, a variance between the measured 
charge and the average value is calculated (step 184). The 
processing circuitry normalizes the variances (step 186). 
The normalized variances represent the amount of gain 
variation among the CMOS amplifiers. These normalized 
variances are stored in the look-up table described above 
(step 188). 
The processing circuitry retrieves and applies the normal- 
ized variances during normal operation of the imaging chip 
(step 190). In general, applying the normalized variances 
involves multiplying the values stored in the look-up table 
with the real-time measurements of corresponding pixels in 
the array. Normalizing the measured values in this manner 
eliminates the effects of gain variations among the amplifi- 
ers. 
The invention has been described in terms of particular 
embodiments. Various modifications can be made without 
departing from the spirit and scope of the invention. For 
example, while the invention has been described in terms of 
photon detection and imaging, it is also useful in detecting 
and imaging other types of radiation, including charged 
particles. Also, the imaging circuit often varies among 
implementations. For example, some implementations do 
not include dedicated averaging circuits for each line of the 
array, but rather implement the averaging function in the 
digital signal processor 168 (FIG. 4). Likewise, other types 
of capacitively coupled detectors, such as “bucket-brigade’’ 
detectors implemented with bipolar junction transistors, can 
be used. Also, while electrical connection between the 
substrates is described, other forms of signal coupling, such 
as optical coupling, is contemplated. Accordingly, other 
embodiments are within the scope of the following claims. 
What is claimed is: 
1. A method comprising: 
forming an array of optical detectors, each of which 
includes a non-destructive sense node, on a first sub- 
strate using a first fabrication process; 
forming at least one charge-converting amplifier on a 
second substrate using a second fabrication process that 
is incompatible with the first fabrication process; 
connecting the first and second substrates together and 
coupling a signals from the first substrate to the second 
substrate; and 
acquiring an image of pixels on the first substrate and 
coupling said pixels to the second substrate in groups 
less than a total number of pixels in the image. 
2. The method of claim 1, further comprising forming 
bonding pads on the first and second substrates. 
3. The method of claim 2, further comprising placing a 
bonding material between the bonding pads before bonding 
the substrates together. 
4. The method of claim 1, wherein forming at least one 
charge-converting amplifier includes forming one amplifier 
for each line of detectors in the array. 
5. The method of claim 1, further comprising forming 
timing and control circuitry on the second substrate. 
6. The method of claim 5,  further comprising: 
forming a bonding pad on the first substrate and a mating 
bonding pad on the second substrate; 
coupling the bonding pads formed on the second substrate 
to the timing and control circuitry; 
coupling the bonding pads formed on the first substrate to 
one or more control gates in the detector array; and 
bonding the bonding pads together. 
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7. The method of claim 6, wherein forming the array of 
detectors includes forming capacitively coupled charge 
wells on the first substrate. 
8. The method as in claim 1, further comprising serially 
reading out values from a serial output register on the first 
substrate. 
9. The method of claim 1, wherein forming at least one 
charge-converting amplifier includes forming the amplifier 
as a complementary metal-oxide semiconductor (CMOS) 
device. 
10. The method of claim 1, further comprising forming 
noise and signal processing circuitry on the second sub- 
strate. 
11. A method as in claim 1, wherein said groups are 
groups of one signal per group. 
12. A method as in claim 1, wherein said groups are 
groups of multiple signals per group. 
13. A method comprising: 
forming an array of optical detectors on a first substrate 
using a first fabrication process; 
forming at least one charge-converting amplifier on a 
second substrate using a second fabrication process that 
is incompatible with the first fabrication process; and 
connecting the first and second substrates together and 
coupling signals from the first substrate to the second 
substrate; 
forming a non-destructive sense node on the first substrate 
for each line of detectors in the array; and 
reading out each pixel in the array multiple times for each 
sensed image from said non-destructive sense node to 
reduce noise in the read-out image. 
14. The method of claim 13, wherein each non-destructive 
sense node includes a floating gate device. 
15. The method of claim 13, further comprising averaging 
a plurality of values of the multiple pixels that were read out 
multiple times to represent the same information. 
16. A radiation detecting device comprising: 
a first substrate having a first outer perimeter, with an 
array of detectors formed on a surface of the substrate 
forming a top of said first substrate, said array of 
detectors formed using a first fabrication process; and 
a second substrate bonded mechanically to the first sub- 
strate and physically on top of said first substrate, said 
second substrate having a second outer perimeter, 
smaller than said first outer perimeter, and having at 
least one charge-converting amplifier coupled to 
receive signals from the detector array, where the 
charge converting amplifier has a structure that results 
from a second fabrication process that is incompatible 
with the first fabrication process. 
17. The device of claim 16, wherein the second substrate 
includes at least one charge-converting amplifier for each 
line of detectors in the array. 
18. The device of claim 16, further comprising a bonding 
pad formed on the first substrate and a mating bonding pad 
formed on the second substrate. 
19. The device of claim 18, further comprising a bonding 
material placed between the bonding pads. 
20. The device of claim 16, further comprising timing and 
control circuitry formed on the second substrate. 
21. The device of claim 16, further comprising a serial 
output register formed on the first substrate and coupled to 
the detector array. 
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22. The device of claim 16, wherein each charge- second fabrication process that is incompatible with the 
a non-destructive sense node formed on the first substrate 
26. The device of claim 25, wherein each non-destructive 
27, The device of claim 25, further comprising an aver- 
lo detectors in the array, operating to average plural readout 
signals, representing the same information. 
28, A device as in claim 25, further comprising a control 
circuit, controlling readout of values in said optical 
1~ detectors, said control controlling said optical detectors to be 
read out a plurality of times for each desired readout image 
to read the Same information said plurality of times, 
converting amplifier includes a complementary metal-oxide 
semiconductor (CMOS) amplifier. 
23, The device of claim 16, further comprising signal 
processing circuitry formed on the second substrate. 
24. The device of claim 20, further comprising a bonding 
pad formed on the second substrate and coupled to the 
timing and control circuitry, and a bonding pad formed on 
the first substrate and coup1ed to One Or more gates 
in the detector array. 
first fabrication process; and 
for each line of detectors in the array. 
Sense node includes a floating gate device. 
aging circuit formed on the second substrate for each line of 
5 
25. A radiation detecting device comprising: 
a first substrate having an array of detectors formed on a 
surface of the substrate with a structure that results 
from a first fabrication process; 
a second substrate bonded mechanically to the first sub- 
strate and having at least one charge-converting ampli- 
fier coupled to receive signals from the detector array, 
where the amplifier has a structure that results from a * * * * *  
